1. Any time during the core operation, the core can be disabled using the core_config register.
2. After the core is disabled, you must wait/poll until the control ready bit is set in the core_config register.
3. Then you can re-enable the core after programming new settings.
Note: Any changes to bllp_mode and blanking packet type values during core operation will take effect during the next BLLP period.
