| Bit Index | Default | Access Type | Description |
|---|---|---|---|
| 31:0 | 32’h0 | RO |
compl_descriptor_count The number of competed descriptors update by the engine after completing each descriptor in the list. Reset to 0 on rising edge of Control register Run bit (H2C Channel Control (0x04). |