Implementation Design Overview - 1.0 English

Versal ACAP DMA and Bridge Subsystem for PCI Express Product Guide (PG344)

Document ID
PG344
Release Date
2022-05-20
Version
1.0 English

For implementation design, the AXI Block RAM controller can be used as a scratch pad memory to write and read to Block RAM locations.