The PCIe Miscellaneous tab options for the AXI Bridge subsystem are shown in the following figure.
Figure 1. PCIe Miscellaneous Tab
The options are defined as follows:
- Link Status Register
- By default, Enable Slot Clock Configuration is selected. This means that the slot configuration bit is enabled in the link status register.
- Enable PM_L23 Entry