The top-level interfaces of the DPU with five processing engines is shown in the following figure: Figure 1. DPU IP Port
