This core runs on a single clock through the port named
s_aclk
. The core is tested to meet timing at 250 MHz when measured at the
IP level. Meeting the same frequency when the core is inserted into a system is subject to the
system design, device congestion, and the usage of timing best practices, and other
factors.