This core includes an active-Low synchronous reset signal. There are no specific requirements for reset assertion of the core.
This core includes an active-Low synchronous reset signal. There are no specific requirements for reset assertion of the core.