The PL-PS Configuration page controls which interfaces are exposed on the block to the PL. Figure 1 illustrates the PL-PS interfaces in Control, Interfaces, and Processing System IP core, where we have two GP master ports to PL and three GP slave ports from the PL. Adding to that we have one ACE and one ACP ports from the PL. All of them have a maximum data width of 128 bits.