• Ensure MIPI DPHY and MIPI DSI TX Controller cores are in the enable state by reading the registers.