Table 2-16: Timing Register-4 (0x5C) Bits Name Reset Value Access Description 31:24 Reserved NA NA Reserved 23:16 VSA 0x0 R/W Vertical sync active lines 15:8 VBP 0x0 R/W Vertical back porch lines 7:0 VFP 0x0 R/W Vertical front porch lines