In dual clock mode the internal RAM and match logic is clocked on a separate high
ram_clk. This enables a high TDM_FACTOR to be used
without increasing the frequency of the Lookup Interface.
key_clkmust be derived from the same PLL in order to avoid clock drift.