Table: Clocks and Resets provides an overview of the clocks and resets. See section Clocking for more information.
Table 2-9: Clocks and Resets
|
Name
|
Direction
|
Width
|
Description
|
|
Clocks
|
|
aclk_axis
|
In
|
1
|
Clock at which AXI4-Stream input and output are running.
|
|
aclk_ctrl
|
In
|
1
|
AXI-Lite clock for CPU control interface.
|
|
aclk_axi_mm
|
In
|
1
|
Clock at which AXI-MM interface is running.
|
|
Resets
|
|
aresetn_ctrl
|
In
|
1
|
Reset, associated with aclk_ctrl (active-Low). The aresetn_ctrl signal resets the entire IP including the data path and AXI4-Lite registers.
|
|
aresetn_io_axis
|
Out
|
1
|
Used to hold upstream logic in reset while the Video Processing Subsystem is not ready to consume data on streaming input (active-Low).
|