Authenticated and Encrypted Bitstream Loading Using DDR - 2020.2 English

OS and Libraries Document Collection (UG643)

Document ID
UG643
Release Date
2020-11-24
Version
2020.2 English

The software workflow for authenticating Bitstream is as follows:

  1. XilFPGA identifies DDR secure Bitstream image base address.
  2. XilFPGA calculates hash for the first 8MB block.
  3. XilFPGA authenticates the 8MB block while stored in the external DDR.
  4. If Authentication is successful, XilFPGA transmits data to PCAP via DMA (for unencrypted Bitstream) or AES (if encryption is enabled).
  5. Repeats steps 1 through 4 for all the blocks of Bitstream.