Versal ACAP designs are enabled by the Vitis tools, libraries, and IP. The Vitis environment lets you program, run, and debug the different elements of a Versal ACAP application, which can include AI Engine kernels and graphs, PL, high-level synthesis (HLS) IP, RTL IP, and PS applications. Each domain has its own set of tools and methodologies. For more information, see the Vitis Unified Software Platform Documentation (UG1416).
The Vitis environment includes AI Engine tools for programming, debugging, and deploying
graph algorithms, including the aiecompiler, SystemC simulator (aiesimulator), and x86
simulator (x86simulator). The Vitis compiler
v++ --compile) allows integration of kernels to
the graph running in the PL region of the device or running alongside the graph to
define additional subsystems. The Vitis embedded
software development flow (with the system software stack including PetaLinux) provides
support for the PS domain of the embedded processor. The Vitis environment facilitates the creation and integration of subsystems
for each of these domains, providing standardized interface requirements and data
handoff between the different domains.
The Vitis tools take a platform-based approach, separating the essential services provided by the platform from the user-specific features of the application provided through the subsystems.
Platforms come in two halves, the hardware platform and the software platform. The hardware platform includes the PS, NoC, DDR controllers, I/Os, AI Engine array, and any other user-specified IP blocks. The software platform defines the domains, device tree, and OS.
The platform insulates application developers from the details of low-level infrastructure and lets them focus on development of a specific subsystem function, such as software, AI Engine graph, or PL kernel logic. It is common for application developers to start their work by targeting a standard Xilinx platform before transitioning to a custom platform developed for a specific board and application. Custom platforms are developed using the Vivado tools.
Subsystems perform well-defined functions within the application. Subsystems are designed, debugged, and eventually integrated with other subsystems to form the top-level application. Using this approach, a complete Versal ACAP system is built using a collection of subsystems on a platform. This approach is similar to designing large FPGA designs.
A subsystem can include PS firmware, AI Engine graphs, and PL kernels. The subsystem is a standalone functional entity, performing well-defined functions under the supervision and coordination of the PS or PL. The subsystem always includes controlling software that configures the system as well as orchestrates the execution of subsystems in the AI Engine and PL fabric. A subsystem can interact with other subsystems via shared memory and streams.
The PL and AI Engine components of a
subsystem are assembled using the Vitis compiler
and linker (
v++ --compile and
v++ --link), and the PS firmware is integrated with the
Vitis packager (
Developing independent subsystems allows the concurrent development of multiple subsystems and integration into the platform. Custom platform development can also occur at the same time as application development, allowing simultaneous development of the custom application and the custom platform to deploy the application. The top-level system project comprises multiple subsystems, whether delivered by one team working on different elements at different times or by multiple teams working on multiple subsystems to build the system.