Placement (place_design) - 2020.2 English

Versal ACAP Hardware, IP, and Platform Development Methodology Guide (UG1387)

Document ID
UG1387
Release Date
2021-03-26
Version
2020.2 English

The Vivado Design Suite placer engine positions cells from the netlist onto specific sites in the target Xilinx device.