Pre-RTL I/O planning is not recommended for Versal devices due to the heavy dependency on Xilinx IP for memory and other high-speed I/O interfaces, which follow specific rules for clocking.
Pre-RTL I/O planning is not recommended for Versal devices due to the heavy dependency on Xilinx IP for memory and other high-speed I/O interfaces, which follow specific rules for clocking.