Reviewing Clock Interactions - 2020.2 English

UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs
Document ID
UG949
Release Date
2021-02-18
Version
2020.2 English

Clocks that have a logical path between them are timed. The possible clock relationships are synchronous, asynchronous, and exclusive.