Invalidate a level 2 cache line.
If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.
void Xil_L2CacheInvalidateLine(u32 adr);
The following table lists the
Xil_L2CacheInvalidateLine function arguments.
|32bit address of the data/instruction to be invalidated.