Remaps the design to improve the critical
paths in timing-driven mode by performing re-synthesis to reduce the depth of logic.
This timing-based approach will replicate LUTs with fanout and collapse smaller LUTs
into bigger functions at the expense of longer optimization runtime.