BUFG_GT_SYNC - 2021.2 English

Versal Architecture Prime Series Libraries Guide (UG1344)

Document ID
UG1344
Release Date
2021-10-22
Version
2021.2 English

Primitive: Synchronizer for BUFG_GT Control Signals

  • PRIMITIVE_GROUP: CLOCK
  • PRIMITIVE_SUBGROUP: CLOCK_SYNC

Introduction

Synchronizer for the BUFG_GT CE and CLR functions.

Port Descriptions

Port Direction Width Function
CE Input 1 Asynchronous enable.
CESYNC Output 1 CE signal synchronized to CLK.
CLK Input 1 Clock.
CLR Input 1 Asynchronous clear.
CLRSYNC Output 1 CLR signal synchronized to CLK.

Design Entry Method

Instantiation Yes
Inference No
IP and IP Integrator Catalog Recommended

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.
Library UNISIM;
use UNISIM.vcomponents.all;

-- BUFG_GT_SYNC: Synchronizer for BUFG_GT Control Signals
--               Versal Prime series
-- Xilinx HDL Language Template, version 2021.2

BUFG_GT_SYNC_inst : BUFG_GT_SYNC
port map (
   CESYNC => CESYNC,   -- 1-bit output: Synchronized CE
   CLRSYNC => CLRSYNC, -- 1-bit output: Synchronized CLR
   CE => CE,           -- 1-bit input: Asynchronous enable
   CLK => CLK,         -- 1-bit input: Clock
   CLR => CLR          -- 1-bit input: Asynchronous clear
);

-- End of BUFG_GT_SYNC_inst instantiation

Verilog Instantiation Template


// BUFG_GT_SYNC: Synchronizer for BUFG_GT Control Signals
//               Versal Prime series
// Xilinx HDL Language Template, version 2021.2

BUFG_GT_SYNC BUFG_GT_SYNC_inst (
   .CESYNC(CESYNC),   // 1-bit output: Synchronized CE
   .CLRSYNC(CLRSYNC), // 1-bit output: Synchronized CLR
   .CE(CE),           // 1-bit input: Asynchronous enable
   .CLK(CLK),         // 1-bit input: Clock
   .CLR(CLR)          // 1-bit input: Asynchronous clear
);

// End of BUFG_GT_SYNC_inst instantiation

Related Information

  • Versal ACAP Clocking Resources Architecture Manual (AM003)