The Vivado placer simultaneously optimizes the design placement for:
- Timing slack
- Placement of cells in timing-critical paths is chosen to minimize negative slack.
- Overall placement is driven to minimize the overall wirelength of connections.
- The Vivado placer monitors pin density and spreads cells to reduce potential routing congestion.