The schematic is a graphical representation of the netlist. View the schematic to:
- View a graphical representation for the netlist.
- Review the gates, hierarchies, and connectivity.
- Trace and expand cones of logic.
- Analyze the design.
- Better understand what is happening inside the design.
At the RTL level in Elaborated Design, you see how the tool has interpreted your code. In Synthesize Design and Implemented Design, you see the gates generated by the synthesis tool. To open the schematic, select Tools > Schematic. If nothing is selected, the gates, hierarchy, and connectivity appear at the top level of the design, as shown in the following figure.
You can trace the schematic in multiple ways:
- Click the + (plus) icon in the upper left to display the gates in the hierarchy.
- Double-click a port or element to expand it.
- Right-click and select Schematic from the popup menu.
- Click the <- -> navigation arrows to switch between the previous and next schematic views.
After implementation, the schematic is the easiest way to visualize the gates in a timing path. Select the path, then open the schematic with the gates and nets from that path.
To identify the relevant levels of hierarchy of a selected cell in the schematic, choose Select Leaf Cell Parents from the popup menu.
As you review the schematic, select the Highlight and Mark commands to track leaf cells of interest. Color coding cells (using either a mark or a highlight) makes it easier to track which logic was in the original path, and which logic was added.