Instantiating the Debug Cores - 2021.2 English

Vivado Design Suite User Guide: Programming and Debugging

Document ID
UG908
Release Date
2021-10-22
Version
2021.2 English

After generating the debug core, instantiate it in your HDL source code and connect it to the signals that you wish to probe for debugging purposes. Following is an example of the ILA instance in a Verilog HDL source file:

u_ila_0 
(
 .clk(clk),
 .probe0(counterA),
 .probe1(counterB),
 .probe2(counterC),
 .probe3(counterD),
 .probe4(A_or_B),
 .probe5(B_or_C),
 .probe6(C_or_D),
 .probe7(D_or_A)
);
Note: Unlike the legacy VIO and ILA v1.x cores, the new ILA core instance does not require a connection to an ICON core instance. Instead, a debug core hub (dbg_hub) is automatically inserted into the synthesized design netlist to provide connectivity between the new ILA core and the JTAG scan chain.