Using Vivado Serial I/O Analyzer to Debug the Design - 2021.2 English

Vivado Design Suite User Guide: Programming and Debugging

Document ID
UG908
Release Date
2021-10-22
Version
2021.2 English

The Vivado® serial I/O analyzer feature is used to interact with IBERT debug IP cores that are in your design. To access the Vivado serial I/O analyzer feature, click the Open Hardware Manager button in the Program and Debug section of the Flow Navigator.

The steps to debug your design in hardware are:

  1. Connect to the hardware target and programming the FPGA with the bit file.
  2. Create Links.
  3. Modify link settings and examine status.
  4. Run scans as needed.