Parallel Runs - 2021.2 English

UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs

Document ID
Release Date
2021.2 English

To improve your chances of meeting timing using the default flow, it is common to implement many parallel runs, each with different placer directives. For incremental flows, the directive indicates whether to close or maintain timing. To achieve a spread of results, target the desired incremental directive with different reference checkpoints.