Reconfigurable Module Internal Clock Nets - 2021.2 English

UltraFast Design Methodology Guide for Xilinx FPGAs and SoCs

Document ID
Release Date
2021.2 English

In a reconfigurable module (RM) internal clock net, the clock root is placed at the center of the loads inside the reconfigurable partition (RP) Pblock. This clock root placement offers more flexibility for placement and routing of the RM internal clock in subsequent implementations. Xilinx recommends this approach whenever possible to achieve better skew and optimal clock root placement.