Classic SoC Boot - 2022.1 English

Versal ACAP Design Guide (UG1273)

Document ID
Release Date
2022.1 English

Classic SoC Boot is a solution that enables designers to boot the processors in the Scalar Engines of a Versal device and access DDR memory before the programmable logic (PL) in the Adaptable Engines is configured. This allows DDR-based software like Linux to boot first followed by the PL, which can be configured later if needed via any primary or secondary boot device or through a DDR image store. The Classic SoC Boot feature is intended to treat Versal boot sequences similar to Zynq UltraScale+ MPSoCs.

This solution is built using a Dynamic Function eXchange (DFX) flow through the Vivado IP integrator, which includes automatic floorplan generation and flow-specific design rule checks (DRCs). The entire PL is dynamic and can be completely reloaded while any operating system and DDR memory access remain active. Classic SoC Boot is incompatible with use of the CPM, including PCIe controller and DMA features, and dynamic reconfiguration of sub-regions of the PL is not yet supported. For information on DFX, see this link in the Versal ACAP Hardware, IP, and Platform Development Methodology Guide (UG1387) and the Vivado Design Suite User Guide: Dynamic Function eXchange (UG909).

For more information on Classic SoC Boot, including design requirements and a tutorial walk-through, see the Classic SoC Boot Tutorial available from the Xilinx GitHub repository.