AXI and ACE Interfaces - 2022.1 English

MicroBlaze Processor Embedded Design User Guide (UG1579)

Document ID
UG1579
Release Date
2022-06-01
Version
2022.1 English
  • Select Bus Interface: When this parameter is set to AXI, then AXI is selected for both peripheral and cache access. When this parameter is set to ACE, then AXI is selected for peripheral access and ACE is selected for cache access, providing cache coherency support.
    Note: To be able to use ACE, area optimization, write-back data cache, instruction cache streams, or victims cache data widths other than 32-bit must not be set. You must set Use Cache for All Memory Accesses for both caches.
  • Enable Peripheral AXI Interface Instruction Interface: When this parameter is set, the peripheral AXI4-Lite instruction interface is available. In many cases, this interface is not needed, in particular if the Instruction Cache is enabled and C_ICACHE_ALWAYS_USED is set.
  • Enable Peripheral AXI Data Interface: When this parameter is set, the peripheral AXI data interface is available. This interface usually connects to peripheral I/O using AXI4-Lite, but it can be connected to memory also. If you enable exclusive access, the AXI4 protocol is used. With 64-bit MicroBlaze, there is also an option to set the Data Width to 32-bit or 64-bit.