Set the simulation run-time resolution using
`timescale in test bench. There is no simulator performance gain achieved through
use of coarser resolution with the Xilinx simulation
models. (In Xilinx simulation models, most simulation time
is spent in delta cycles, and delta cycles are not affected by simulator resolution.)
See Simulation Options for detailed information on Simulation Options in Settings dialog box.