Using VHDL UNIFAST Library - 2022.1 English

Vivado Design Suite User Guide: Logic Simulation (UG900)

Document ID
UG900
Release Date
2022-04-21
Version
2022.1 English

The VHDL UNIFAST library has the same basic structure as Verilog and can be used with architectures or libraries. You can include the library in the test bench file.

The following example uses a drill-down hierarchy with a for call:

library unisim; 
library unifast;
configuration cfg_xilinx of testbench 
is for xilinx 
.. for inst:netlist 
. . . use entity work.netlist(inst); 
.......for inst
.........for all:MMCME2
..........use entity unifast.MMCME2; 
.........end for;
.......for O1 inst:DSP48E1; 
.........use entity unifast.DSP48E1;
.......end for;
...end for; 
..end for; 
end for;
end cfg_xilinx;
Note: If you want to use a VHDL UNIFAST model, you have to use a configuration to bind the UNIFAST library during elaboration.