Advantages of SystemVerilog - 2022.1 English

•More compact code compared to Verilog

•Structures and enumerated types for better scalability

•Interfaces for higher level of abstraction

•Supported in Vivado synthesis