Behavioral Verilog Module Declaration Example Two - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

module example ( input A, inputB, output O

);

 

   assign O = A & B;

endmodule