if (in1) out = 1’b0;
else out = in2;
This assignment blocks the current process from continuing to execute additional statements at the same time, and is used mainly in simulation.
For more information regarding Verilog format for Vivado simulation, see this link to the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 11].