CLOCK_BUFFER_TYPE Verilog Example - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
(* clock_buffer_type = "none" *) input clk1;