FSM_ENCODING Example (VHDL) - 2022.1 English

type count_state is (zero, one, two, three, four, five, six, seven);

signal my_state : count_state;

attribute fsm_encoding : string;

attribute fsm_encoding of my_state : signal is "sequential";