SHREG_EXTRACT Example (VHDL) - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
attribute shreg_extract : string;
attribute shreg_extract of my_srl : signal is "no";