Syntax Example (Verilog) - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
// Marks an internal wire for debug
(* MARK_DEBUG = "TRUE" *) wire debug_wire,