VHDL supports the real type defined in the standard package for calculations only, such as the calculation of generics values.
IMPORTANT: You cannot define a synthesizable object of type real.
VHDL supports the real type defined in the standard package for calculations only, such as the calculation of generics values.
IMPORTANT: You cannot define a synthesizable object of type real.