VHDL Example: - 2022.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English
attribute rw_addr_collision : string;
attribute rw_addr_collision of my_ram : signal is "yes";