VHDL Example on Architecture - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

architecture rtl of test is

attribute dont_touch : string;

attribute dont_touch of rtl : architecture is "yes";