VHDL User-Defined Enumerated Types - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

You can create your own enumerated types. User-defined enumerated types usually describe the states of a finite state machine (FSM).