Verilog Coding Example - 2022.1 English

All addressable words are initialized to the same value.

reg [DATA_WIDTH-1:0] ram [DEPTH-1:0];

integer i;

initial for (i=0; i<DEPTH; i=i+1) ram[i] = 0;

end