Verilog Module Example - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

(* DONT_TOUCH = "yes" *)

module example_dt_ver

(clk,

In1,

In2,

out1);