Vivado Implementation Sub-Processes - 2022.1 English

Vivado Design Suite User Guide: Implementation (UG904)

Document ID
Release Date
2022.1 English

The Vivado Design Suite implementation process transforms a logical netlist and constraints into a placed and routed design, ready for bitstream generation. The implementation process walks through the following sub-processes:

  1. Opt Design: Optimizes the logical design to make it easier to fit onto the target Xilinx device.
  2. Power Opt Design (optional): Optimizes design elements to reduce the power demands of the target Xilinx device.
  3. Place Design: Places the design onto the target Xilinx device and performs fanout replication to improve timing.
  4. Post-Place Power Opt Design (optional): Additional optimization to reduce power after placement.
  5. Post-Place Phys Opt Design (optional): Optimizes logic and placement using estimated timing based on placement. Includes replication of high fanout drivers.
  6. Route Design: Routes the design onto the target Xilinx device.
  7. Post-Route Phys Opt Design (optional): Optimizes logic, placement, and routing using actual routed delays.
  8. Write Bitstream: Generates a bitstream for Xilinx device configuration. Typically, bitstream generation follows implementation.

For more information about writing the bitstream, see section Generating the Bitstream or Device Image in the Vivado Design Suite User Guide: Programming and Debugging (UG908).

Note: The Vivado Design Suite supports Module Analysis, which is the implementation of a part of a design to estimate performance. I/O buffer insertion is skipped for this flow to prevent over-utilization of I/O. For more information, search for “module analysis” in the Vivado Design Suite User Guide: Hierarchical Design (UG905).