Vivado Design Suite Updates
- Format of Xilinx® IP configuration file has been changed from XML to JSON to improve revision control capabilities and loading times.
- The Classic SoC Boot flow has been moved to limited access to ensure potential
designs match the solution capabilities – please contact
versal_classic_soc_boot@amd.com
to request access.