The Link Data port width has changed to be configurable based on pixel per clock selection. The port width is reduced to 20 bits from the original 40 bits when user selects 2 pixels per clock.
The Link Data port width remains the default 40 bits for 4 pixels per clock.