Global Ports - 1.1 English

AXI Memory Mapped to Stream Mapper LogiCORE IP Product Guide (PG102)

Table 2-3: Global Port Descriptions
Name	Description
ACLK	The global clock signal. All signals are sampled on the rising edge of ACLK.
ARESETN	The global reset signal. ARESETN is active-Low.