• Supported configurations:
° AXI4-Stream, Native Video, Native SDI data interfaces
° 2 Pixels per clock (PPC)
° 10 bit, 12 bits per color component
° YCbCr/RCB 4:4:4, YCbCr 4:2:2, YCbCr 4:2:0 color spaces
• High Frame Rates at Native SDI
• 6G/12G 10 bit High Frame Rates Support for AXI stream RX Subsystem configurations
• AXI4-Lite interface for register access to configure different subsystem options
• Audio support
• Supports HLG HDR video
• Standards compliance:
° SMPTE ST 259: SD-SDI at 270 Mbps
° SMPTE RP 165: EDH for SD-SDI
° SMPTE ST 292: HD-SDI at 1.485 Gbps and 1.485/1.001 Gbps
° SMPTE ST 372: Dual Link HD-SDI
° SMPTE ST 424: 3G-SDI with data mapped by any ST 425-x mapping at 2.97 Gbps and 2.97/1.001 Gbps
° SMPTE ST 2081-1: 6G-SDI with data mapped by any ST 2081-x mapping at 5.94 Gbps and 5.94/1.001 Gbps
° SMPTE ST 2082-1: 12G-SDI with data mapped by any ST 2082-x mapping at 11.88 Gbps and 11.88/1.001 Gbps
° Dual link and quad link 6G-SDI and 12G-SDI supported by instantiating two or four SMPTE UHD-SDI RX subsystems
° SMPTE ST 352: Payload ID packets
• Designed and supported to work directly with the UHD-SDI GT core [Ref 18]
• Supports AMD Versal Adaptive SoC (GTYE5) product family
|
LogiCORE IP Facts Table |
|||||
|---|---|---|---|---|---|
|
Core Specifics |
|||||
|
Supported Device Family (1) |
AMD UltraScale+™ (GTHE4, GTYE4) AMD Versal™ Adaptive SoC (GTYE5, GTYP) AMD Zynq ™ UltraScale+ MPSoC (GTHE4, GTYE4) Zynq UltraScale+ RFSoC |
||||
|
Supported User Interfaces |
AXI4-Lite, AXI4-Stream,
|
||||
|
Resources |
|||||
|
Provided with Core |
|||||
|
Design Files |
Hierarchical subsystem packaged with SMPTE UHD-SDI RX core and other IP cores |
||||
|
Example Design |
AMD Vivado ™ IP integrator |
||||
|
Test Bench |
N/A |
||||
|
Constraints File |
IP cores delivered with XDC files |
||||
|
Simulation Model |
N/A |
||||
|
Supported
|
Standalone and Linux |
||||
|
Tested Design Flows (3) |
|||||
|
Design Entry |
AMD Vivado ™ Design Suite |
||||
|
Simulation |
For supported simulators, see the
Vivado Design Suite User Guide.
|
||||
|
Synthesis |
AMD Vivado ™ Synthesis |
||||
|
Support |
|||||
|
Release Notes and Known Issues |
Master Answer Record: 68766 |
||||
|
All Vivado IP Change logs |
Master AMD Vivado ™ IP Change Logs: 72775 |
||||
|
Notes: 1. For a complete list of supported devices, see the AMD Vivado ™ IP catalog.
2.
Standalone driver details can be found in the AMD Vitis™ directory (<install_directory>/Vitis/<release>/data/embeddedsw/doc/_drivers.htm). Linux OS and driver support information is available from
3. For the supported versions of the tools, see the Vivado Design Suite User Guide. |
|||||