• Supports AXI4-Stream, native video and native SDI user interfaces
• Support for 2 pixels per sample
• 10-bit and 12-bit per color component
• Supports YCbCr 4:4:4, YCbCr 4:2:2, and YCbCr 4:2:0 color space
• Provision to insert ancillary data
• Supports HLG HDR video
• SMPTE 2081-10 HFR support in native SDI mode.
• SMPTE 2081-10 HFR support in AXI configurations for SDI TX subsystem: supports 6G and 12G 10-bit SDI mode.
• AXI4-Lite interface for register access to configure different subsystem options
• SMPTE ST 352: Insertion of payload packets into Y Stream and C Stream are supported.
• Standards compliance:
° SMPTE ST 259: SD-SDI at 270 Mbps
° SMPTE ST 292: HD-SDI at 1.485 Gbps and 1.485/1.001 Gbps
° SMPTE ST 372: Dual Link HD-SDI
° SMPTE ST 424: 3G-SDI with data mapped by any ST 425-x mapping at 2.97 Gbps and 2.97/1.001 Gbps
° SMPTE ST 2081-1: 6G-SDI with data mapped by any ST 2081-x mapping at 5.94 Gbps and 5.94/1.001 Gbps
° SMPTE ST 2082-1: 12G-SDI with data mapped by any ST 2082-x mapping at 11.88 Gbps and 11.88/1.001 Gbps
° Dual link and quad link 6G-SDI and 12G-SDI are supported by instantiating two or four UHD-SDI transmitter subsystems.
|
LogiCORE IP Facts Table |
|||||
|---|---|---|---|---|---|
|
Subsystem Specifics |
|||||
|
Supported Device Family (1) |
AMD UltraScale+™ (GTHE4, GTYE4) AMD Versal™ Adaptive SoC (GTYE5, GTYP) AMD Zynq™ UltraScale+ MPSoC (GTHE4, GTYE4) Zynq UltraScale+ RFSoC |
||||
|
Supported User Interfaces |
AXI4-Lite, AXI4-Stream, Native Video, Native SDI |
||||
|
Resources |
|||||
|
Provided with Subsystem |
|||||
|
Design Files |
Hierarchical subsystem packaged with UHD-SDI TX IP core and other IP cores |
||||
|
Example Design |
AMD Vivado™ IP integrator |
||||
|
Test Bench |
N/A |
||||
|
Constraints File |
IP cores delivered with XDC files |
||||
|
Simulation Model |
N/A |
||||
|
Supported
|
Standalone and Linux |
||||
|
Tested Design Flows (2) |
|||||
|
Design Entry |
AMD Vivado™ Design Suite |
||||
|
Simulation |
Not Supported |
||||
|
Synthesis |
Vivado Synthesis |
||||
|
Support |
|||||
|
Release Notes and Known Issues |
Master Answer Record: 68767 |
||||
|
All Vivado IP Change Logs |
Master Vivado IP Change Logs: 72775 |
||||
|
Notes: 1. For a complete list of supported devices, see the Vivado IP catalog. 2. Standalone driver details can be found in the AMD Vitis ™ directory (<install_directory>/Vitis/<release>/data/embeddedsw/doc/xilinx_drivers.htm). For more information on the supported versions of the tools, see the Vivado Design Suite User Guide. |
|||||