Declare a VHDL signal in:
•An architecture declarative part: Use the VHDL signal anywhere within that architecture.
•A block: Use the VHDL signal within that block.
Assign the VHDL signal with the <= signal assignment operator.
signal sig1 : std_logic;
sig1 <= ’1’;